Abstract-This paper presents a high-efficiency 165-GHz ON-OFF keying transmitter in a 65-nm CMOS technology with the record efficiency to the best of our knowledge. This is due to the proposed holistic design and optimization procedure, which links all the performance and figure-of-merits to the device sizes, including both actives and passives. This transmitter includes a high-efficiency transformer-based fundamental frequency cross-coupled oscillator and a high-speed and high ON-OFF ratio single-pole single-throw switch-based modulator. The transmitter demonstrates the highest dc-to-RF efficiency (10.6%) beyond 140 GHz in silicon processes, with a high output power (0.66 dBm), a high ON-OFF ratio (>32 dB), and a low phase noise (−104.8 dBc/Hz at 1-MHz offset). The transmitter achieves 9.4-Gbps data rate of less than 1 × 10 −12 bit error rate with 0.68-pJ/b energy efficiency. The standalone oscillator also demonstrates the record dc-to-RF efficiency of 25.9% beyond 140 GHz in silicon processes. The transmitter consumes core area of 240 µm × 130 µm.
platform to implement a low-cost and high-yield solution for the subterahertz/terahertz integrated circuits. However, the low breakdown voltage and the small effective f max of active devices and the loss mechanisms of silicon processes make the high-power and high-efficiency circuits at high frequencies very challenging [4] , [5] . Moreover, the transconductance (g m ) of a transistor drops with frequency, especially at the frequency close to device f max .
In general, there are two types of signal sources, fundamental-based [6] , [7] and harmonics-based [8] , [9] ones. The fundamental-based sources have a larger output power but the operation frequency limited by the device f t / f max . Several subterahertz/terahertz continuous-wave (CW) fundamental sources have been investigated to push up the frequencies [6] , [7] , [10] [11] [12] [13] [14] . In [7] , it demonstrated a 240-GHz fundamental oscillator using the IBM CMOS 32-nm SOI process, achieving −7-dBm output power while consuming 13.3-mW dc power, leading 1.5% dc-to-RF efficiency. In [11] , also with CMOS 32-nm SOI process, a fundamental VCO working around 210 GHz has been presented with −13.5-dBm output power and 42-mW dc power consumption, resulting in 0.1% efficiency. With a SiGe HBT process, [6] demonstrated a 218-245-GHz fundamental VCO with −3.6-dBm output power and 0.81% efficiency. Several transmitters based on fundamental frequency sources have also been presented [12] [13] [14] . In [12] , with a 40-nm CMOS process, a 120-GHz FSK transmitter with −6-dBm output power and 2.28% efficiency has been demonstrated. Ono et al. [13] presented a 135-GHz ASK transmitter with −8.7-dBm output power and 0.73% efficiency. With a 65-nm CMOS process, [14] demonstrated a 108-GHz ASK transmitter with −2.3-dBm output power and 21.6-mW power consumption and 2.7% efficiency.
On the other hand, harmonics-based sources, such as N-push VCOs [15] [16] [17] [18] [19] , harmonically coupled oscillators [20] , [21] , linear superposition [22] , and multiplier-chain [23] [24] [25] [26] , can exceed the operation frequency higher than the device f max . The main drawbacks are the limited output power and poor power efficiency. Koo et al. [15] presented a 239-GHz push-push VCO on a 65-nm CMOS process with −4.8-dBm output power and 1.45% dc-to-RF efficiency. In [16] , a 206-220-GHz push-push VCO with −1.6-dBm output power and 2.1% maximum dc-to-RF efficiency was demonstrated. Adnan and Afshari [18] presented a multicore second-order harmonic coupled oscillator working at 256 GHz with 4.1-dBm output power and 227-mW dc power consumption with 1.14% efficiency in a 65-nm CMOS process. Jameson and Socher [21] demonstrated a 293-GHz third-order harmonic coupled VCO on a 65-nm CMOS process with the maximum −2.74-dBm output power and 2.76% efficiency. Huang et al. [22] generated a 324-GHz signal with −46-dBm output power with 12-mW dc consumption by using linear superposition technique on a 90-nm CMOS process. Kang et al. [23] presented a 240-GHz QPSK transmitter, which employs an 80-GHz oscillator with a frequency tripler. The transmitter generated 0-dBm output power with 220-mW dc power consumption.
Some techniques are investigated to enhance the performance of signal sources. Shang et al. [27] , [28] proposed plasmon-waveguide or metamaterial techniques to enhance the Q-factor of LC tank in oscillators. Li et al. [29] , Wang and Wang [30] , and Levinger et al. [31] presented g m -boosted techniques to include inductive feedback to enhance the core transistor g m in the oscillators. However, these feedback inductors consume extra area and increase insertion losses. In this paper, we proposed a transformer-based impedance-boosting technique, which is functionally similar as g m -boosted technique while without the need of extra inductors to save chip area.
To boost the energy efficiency for subterahertz/terahertz interconnect, this paper presents an ultrahigh efficiency transmitter with the passive modulation scheme. The measured results demonstrate a high output power (0.66 dBm), a high dc-to-RF efficiency (10.6%), a high ON-OFF ratio (better than 32 dB), and a low phase noise (−104.8 dBc/Hz at 1-MHz offset). The transmitter achieves 9.4-Gbps data rate of less than 1×10 −12 bit error rate (BER) with 0.68-pJ/b energy efficiency. As shown in Fig. 1 , the 165-GHz carrier is generated by a transformer loaded fundamental cross-coupled oscillator, followed by a single-pole single-throw (SPST) switch-based ON-OFF keying (OOK) modulator. Compared with published SOAs [4] [5] [6] [7] , [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] , [23] , [40] [41] [42] [43] [44] [45] [46] [47] [48] [49] [50] [51] , this paper achieves the highest dc-to-RF efficiency in this frequency range to the best of the authors' knowledge, as shown in Fig. 2 . As the expansion over the IMS2016 conference paper [52] , this paper has added the detail analysis and design optimization for both the oscillator and the modulator. In this paper, a holistic design and optimization methodology have been proposed, which globally optimizes the performance and figureof-merits (FoMs) by choosing proper device sizes, including both actives and passives.
The rest of this paper is organized as follows. Section II presents the holistic design procedure to achieve the best efficiency and FoMs for the signal generator. In Section III, the design scheme is presented for the distributed SPST switchbased modulator to optimize the tradeoffs between the insertion loss and the isolation. The measured results are illustrated in Section IV followed by the conclusions in Section V.
II. SIGNAL GENERATOR
Due to the large signal attenuation and the low detection sensitivity in frequency range above 100 GHz, the highpower and high-efficiency generation from signal generators is preferred. Harmonic oscillators have the advantage of high signal frequency, but with the cost of low output power and poor power efficiency. Some other methods, such as power combining and power amplification, have been implemented to generate higher power levels but with the expense of lower efficiency due to the lossy silicon substrate and poor g m performance and consume larger chip areas [11] , [18] , [19] . Our proposed method is using a fundamental oscillator with the transformer-based impedance optimization.
The two key performances of signal generators in terahertz interconnect are the output power and efficiency. To better quantify the performances, FoM osc is defined as
where P out,osc is the generated output power and η osc is the dc-to-RF efficiency, which are defined as
where P active,osc is the power generated from the active devices, η active,osc is the dc-to-RF efficiency of the active part, and H (R L ) is the insertion loss of the output impedance transformation network. P active,osc and η active,osc are defined as
where the parameters V P is the single-ended output signal voltage amplitude, μ n is the electron mobility, C ox is the unit gate oxide capacitance, W/L is the core transistor channel width to length ratio, I d is the dc current consumption of single core transistor, V DD is the dc power supply,V gs,ave is the average gate-source voltage of the core transistor, V th is the threshold voltage of core transistor, and R L is the load resistance. FoM A for the active device performance is defined as
The relation of FoM osc and FoM A is defined as
To achieve the highest FoM osc , both P out,osc and η osc are preferred to be large. However, the design tradeoffs prevent the objectives to be achieved at the same time. A larger output power prefers a small load resistance R L , which, therefore, requires a larger device width W with the fixed minimum device length. A larger device size leads to a smaller device output impedance, therefore, it causes more power consumed by the active device and leads to the efficiency reduction. Moreover, the load matching network performance needs to be taken into account. The larger the impedance transformation ratio, the larger the insertion loss, H (R L ), which also degrades the efficiency. However, the accurate optimization requires quantitative analysis, which is the focus of this section to provide a holistic design and optimization methodology. The following of this section starts from active part for optimum P active,osc , η active,osc, and FoM A , and then combined with the insertion loss, H (R L ), of the output impedance transformation network to target the best FoM osc for the whole proposed oscillator.
A. Core Transistor Optimization
The equivalent oscillator topology is plotted in Fig. 3 , where C T and R T are adopted to represent the total parasitic capacitance and resistance of the transistor, respectively. To simplify the analysis, the half of the equivalent circuit is used, as shown 
As shown in Fig. 5 , the simulated g mp,eff is not proportional to the W/L. With a larger size of transistor, the g mp,eff grows slower than the transistor's g mp , which can be presented as
where m(W/L), decreases with a larger design, accounts for the additional relation between g mp,eff and the device size.
As shown in Fig. 3 , g m R C ≥ 1 is required to start the oscillation, where R C equals to R T //R L . When the oscillation is stable, the power generated by the transistor equals to the power consumed by the resistors, including both the load resistance and circuit parasitic resistance. Hence, the average g m R C , characterized by g m,ave R C , over one period equals to 1 where R L ,opt is defined as the optimized load resistor, which extracts the maximum output power from the oscillator for a given device size. For a given size device, the dc power consumption with the structure configuration in Fig. 3 is relatively constant with a fixed dc power supply, therefore, R L ,opt is also the optimized load resistance with the best dc-to-RF efficiency. From the transistor side, g m,ave can also be represented by device parameters as
where V X is the gate voltage for which the transistor achieves g m,ave . To start the oscillation, the load resistance should be larger than 1/g mp,eff . Assuming R L ,opt is proportional to 1/g mp,eff
where α is a fitting factor and larger than 1. Substituting (9), (10) , and (12) into (11), V X is written as
Because g mp is proportional to W/L, the term of (13) is constant with different device sizes and combined as A. Assuming the minimum gate voltage V gs,min is proportional to V X V gs,min = βV x (14) where β is a fitting factor. Hence, V p as in (4) can be expressed as
where for the cross coupled oscillator, the average gate voltage V gs,ave equals to the dc power supply V DD . So, P active,osc , η active,osc , and FoM A as defined in (4)- (6) can be derived as
The first term in (18) decreases and the second term in (18) increases with a larger W/L. Hence, there exists a highest FoM A at an optimum W/L. In the design, all the active devices maintain minimum transistor length L = 60 nm. Based on simulation fitting, α = 1.75 and β = 0.25. Fig. 6 presents and compares the output power and dc-to-RF efficiency from model analytical results and simulation results. Both results match well and show that a larger size of transistor yields a larger output power and a lower power efficiency.
The analytically derived FoM A versus device width W is plotted in Fig. 7 , which also matches well with the simulated results. The best FoM A appears when the transistor width is around 9.6 to 12 μm. Besides, Fig. 7 also plots the required R L,opt versus device width W . When transistor goes smaller, the required R L ,opt grows larger, leading to smaller output power. In addition, high resistance, such as more than 400 , is difficult to be matched to standard 50-load. While at the best FoM A , the optimized load is as large as 150 to 200 , which is also 3 to 4 times larger than the standard 50 . So, normally, the 50-load, such as antennas, is hard to directly connect to the core transistor pair.
B. Transformer-Based Impedance Optimization
To solve the impedance matching issue, instead of directly extracting power from the core transistor pair, the pro- posed cross-coupled oscillator uses a transformer-based output network to realize the impedance conversion, as shown in Fig. 8(a) . The transformer is also used as the tuning inductor for the LC tank. As shown in Fig. 8(b) , the primary and secondary coil inductances of the transformer are L 1 and L 2 , and mutual inductance and coupling coefficient are M and k, respectively. By using Kirchhoff laws to analyze the circuit in Fig. 8(b) , the input impedance, Z 1 , seen from V 2 is derived as
So, L s and R s , as shown in Fig. 9 , are expressed as
where Q is the Q-factor of L s . Hence, the equivalent parallels L p and R p shown in Fig. 9 are derived as As shown in (24), compared with directly loading the oscillator with an impedance Z 0 , this approach boosts the impedance by
times, defined as the boosting index. By choosing proper value of each parameter, the boosting index can be larger than one to convert 50 to the designated larger value.
The insertion loss is a key performance figure of the transformer. A useful choice of FoM for transformer is the minimum insertion loss (IL min ) [32] , which is defined as the insertion loss when the transformer is properly matched with its input and output circuitry. IL min is expressed as [32] [33] [34] [35] IL min (dB) = −10 log[1
where
, k is the coupling coefficient, and Q p and Q s are the Q-factor of the primary and secondary coil inductors, respectively. If assuming Q p = Q s = Q T and kQ T 1, IL min is approximately simplified as IL min (dB) = −10 log(1 − 2/(kQ T )), which means smaller k or Q T result in a larger insertion loss. So, for the well matched circuit, the insertion loss of the output transformation network, H (R L ), as defined in (2), equals to the minimum insertion loss IL min , which can be expressed as
As shown in (24) , to get a better boosting index, k needs to be small and the ratio of L 2 /L 1 needs to be large. Due to these two main restrictions, the topology of the transformer is designed, as shown in Fig. 10 , in which the radius of L 2 is larger than L 1 , making inductance of L 2 larger than L 1 . In addition, the horizontally weak coupling generates small k. However, a smaller k enlarges the transformer insertion loss, as shown in (26) . Fig. 10 shows the simulated boosting index, and Fig. 11(a) shows the transformer insertion loss versus the coupling coefficient k. The most advantage to implement the proposed transformer-based output network is that it realizes large boosting index while only scarifies small power degradation. For example, this transformer-based output network can convert 50 to 200 , which means that the boosting index is 4, while with less than 1.5-dB simulated insertion loss. Second, the proposed matching network is based on a transformer, which also constructs the LC tank to remove additional components for chip area reduction. For impedance matching, R p needs to be equaled as R L,opt, as shown in (12) as
Substituting (24) and (27) 
into (26), H (R L ) with the relation of W/L is derived as
, and m(W/L) and α are defined in (12) . Hence, FoM osc that defined in (1) is written as
In (29), FoM osc is written as a formula with the parameter of W/L and plotted versus device width W in Fig. 11(b) with the comparison of the simulated FoM osc . As shown in Fig. 11(b) , to get best FoM osc , by fixing transistor length as its minimum value of 60 nm, the results show that the optimized transistor width is around 8.4-12 μm. By trading off between the boosting index and insertion loss, a transformer with inter diameters of 22/34 and 28/40 μm for the primary/secondary coil is selected for a standalone oscillator and the integrated oscillator used in the transmitter. Fig. 12 shows the simulated efficiency and output power of the oscillator with different sizes of transformers. The two oscillators oscillate at 165 and 177 GHz with 28/40-and 22/34-μm diameter transformers, respectively. At 1 V power supply, both of the simulation results achieve better than 15% efficiency with better than 3.5-dBm output power.
III. SPST SWITCH-BASED MODULATOR
In the transmitter, another crucial component is the highspeed modulator. In subterahertz frequency range, switches are widely used for data modulation [36] [37] [38] [39] . In our design, a switch-based passive modulator is adopted to maximize the power efficiency. Compared with multithrow switch [55] , [56] , single-throw switch is more chip area efficient due to no need of quarter-wavelength transmission lines. Fig. 13 shows the topology of a high ON-OFF ratio SPST switch-based OOK modulator. A distributed structure of SPST switch is used to support wideband performance. In the pass-mode, the switch transistor is modeled as an OFF-state capacitor C OFF and an OFF-state resistor R OFF . In the isolation mode, the switch transistor is modeled as an ON-state capacitor C ON and an ON-state resistor R ON . The input data are buffered by a pair of inverters and then pumped into transistors' gate terminal through 150-resistors. The small resistor of 150 is used to decrease the RC constant in gate terminal to realize high data-rate OOK modulation. The two key performances of the switch-based modulator in terahertz interconnect are transmission loss in pass mode and isolation mode, defined as insertion loss (IL) and isolation (ISO), respectively. For switch design, it is preferred that IL to be low and ISO to be high. However, there exist the design tradeoffs. A high ISO is obtained when the transistors' are large, however, at the same time, IL is also high. To better quantify the performances, FoM sw is defined as
When the input data is "0," the transistor turns OFF to form the pass mode, as shown in Fig. 14(a) . When the input data are "1," the transistor turns ON to form the isolation mode, as shown in Fig. 14(b) . According to the pass-mode and isolationmode equivalent circuits shown in Fig. 14 , the ABCD matrices are derived as in the following, and the parameters Z , Y OFF , and Y ON are expressed as Fig. 16 . Analytical return loss of the pass-mode equivalent circuit, as shown in Fig. 14(a) , versus device width W and inductance of L at 165 GHz. 
where L and Q are the inductances and Q-factor of the inductor in Fig. 14 . C ON , C OFF , R ON , and R OFF are shown in Fig. 14 . To achieve the maximum speed, all the devices maintain minimum device length L = 60 nm, only transistor width W is adjusted. As shown in Fig. 15 , C ON and C OFF are proportional to the transistors' W , and R ON and R OFF are approximately inversely proportional to the transistors' W . Hence, the C ON , C OFF , 1/R ON , and 1/R OFF can be linearly represented by W . Therefore, the return loss (RL) of the passmode equivalent circuit, IL, and ISO is represented as
where A p , B p , C p , and D p are defined in (34) , shown at the bottom of the next page and A i , B i , C i , and D i are defined in (35) , shown at the bottom of the next page, respectively. Fig. 16 shows the modeled return loss of the pass-mode circuit at 165 GHz versus different inductance L and transistor width W . As shown in Fig. 16 , to get the inputoutput matched, the curve of the best return loss (black curve) indicates that the inductance L is approximately inversely proportional to the transistor width W , which is chosen in the optimization. Fig. 17 plots the simulated and modeled FoM sw of the SPST switch with different transistor's width. Based on FoM sw , Fig. 18 . Analytical modeled FoM sw of the SPST switch, as shown in Fig. 13 , versus device width W and operating frequency from 120 to 220 GHz. a width of 24.48 μm is chosen as the switch transistor (C OFF = 21 fF and R ON = 13.47 ). The loss of switches is determined by the R ON × C OFF product, which is about 280 fs for the 65-nm CMOS process, worse than advanced SOI and SiGe HBT processes [39] , thus causing higher loss. An inductor of 27.5 pH is implemented. The ground plane is formed by paralleling metal 1 and metal 2 to minimize ground parasitic resistance, while maintaining the density rule requirement. Fig. 18 plots FoM sw versus different W values from 120 to 220 GHz, which shows a broadband performance. Fig. 19 shows the simulated and modeled S 11 and S 22 , insertion loss, and isolation of the switch circuit. The simulated insertion loss is less than 4 dB and isolation is better than 30 dB from 140 to 200 GHz. In addition, the simulated rising and falling time for the proposed switch are only 24 and 19 ps, as shown in Fig. 20 , respectively, which means that the simulated results support up to 20.9-GHz bandwidth for the input data.
IV. MEASUREMENT RESULTS
The chips are implemented in a 65-nm bulk CMOS process ( f T / f max = 200/240 GHz), as shown in Fig. 21 . The measurement setups are shown in Fig. 22 for the standalone oscillator and the transmitter. The standalone oscillator and the transmitter are measured with a spectrum analyzer (Keysight N9030A) through a D-band waveguide probe and an external harmonic OML G-band mixer, respectively. The spectrum analyzer power reading was calibrated and verified by an Erickson PM4 calorimeter. The standalone switch is measured by the Keysight N5247A PNA-X network analyzer with a pair of 140-220-GHz WR-5.1 frequency extender module from VDI through a pair of D-band waveguide probes. All the losses of probes, cables, adaptors, and waveguides were calibrated.
A. Standalone Oscillator
As shown in Fig. 21 , the core area of the standalone oscillator is 130 μm × 130 μm, and the whole area, including the testing pads, is 330 μm×400 μm. In the stand-alone oscillator design, the transformer with inner radius of 22 and 34 μm for primary and secondary coils, respectively, is implemented. The measured output frequency is 177 GHz, which matches well with the simulated results. Fig. 23 shows the measured and simulated output power and power efficiency results. The measured output power is better than 1 dBm from power supply of 0.8 to 1.3 V, with a measured maximum value of 3.4 dBm at 1.3 V power supply with 18-mA dc current. The power efficiency is defined as the ratio of the output power and the dc power consumption. The measured power efficiency is better than 15% with the power supply of 0.65 to 1.05 V. The measured peak dc-to-RF efficiency achieves 25.9% occurring at the power supply of 0.75 V, and the corresponding output power is 0.66 dBm while only draws 6-mA dc current. As shown in Fig. 23 , the measured results match well with the simulated results. To the best of our knowledge, this is the first time to demonstrate such high power efficiency CMOS oscillator at around 200 GHz.
B. Standalone Switch
As shown in Fig. 21 , the core area of the standalone switch is 150 μm × 130 μm and the whole chip area, including all testing pads, is 400 μm × 700 μm. The measured and the simulated S 11 and S 22 are shown in Fig. 24(a) . The measured input return loss is better than 10 dB from 155 up to 220 GHz and is 18 dB at 200 GHz. The measured output return loss is higher than 10 dB from 158 up to 220 GHz and is 14 dB at 200 GHz. The measured results match well with the simulated results. The simulated insertion loss and isolation are illustrated in Fig. 24(b) . The measured insertion loss over the whole measured bandwidth of 140-220 GHz is less than 5.1 dB with a minimum insertion loss of 3.3 dB occurring at 147 GHz. The 1-dB bandwidth is 66 GHz from 140 to 206 GHz. The measured isolation is better than 25 dB over the whole measured bandwidth of 140-220 GHz. In addition, the bandwidth of higher than 35-dB isolation is 60 GHz, from 140 to 200 GHz. The ON-OFF ratio is defined as the difference of insertion loss and isolation. Hence, the measured ON-OFF ratio is larger than 32 dB from 140 to 200 GHz. The corresponding voltage swing difference between ON-and OFF-states is larger than 97.5% over the same frequency range.
C. Transmitter
As shown in Fig. 21 , the core area of the proposed transmitter is 240 μm × 130 μm, and the whole chip area, including all testing pads, is 570 μm × 800 μm. In the transmitter design, the transformer with inner radius of 28 and 40 μm for primary and secondary coils, respectively, is implemented in the oscillator part. As shown in Fig. 25(a) , the measured output carrier frequency is 165 GHz, which matches well with the simulated results. The phase noise of the transmitter is measured by the Keysight N9030A spectrum analyzer through the external OML G-band harmonic mixer. The measured phase noise is −104.8 dBc/Hz at 1-MHz offset for the 165-GHz carrier signal, as shown in Fig. 25(b) . The measured output power and the dc-to-RF efficiency at different power supplies are shown in Fig. 26 . The maximum output power is 0.63 dBm with a power supply of 1 V and dc current of 12 mA. The highest output efficiency is 10.6% at a power supply of 0.8 V and dc current of 8 mA. The dc-to-RF efficiency is always better than 6.9% across the supply range of 0.7 to 1 V. The measured results match well with the simulated results.
D. Loop-Back Measurement for Transmitter
The real data close-loop transceiver measurement was performed by packaging the transmitter with a homemade receiver on a PCB by bonding wires, as shown in Fig. 27 . The subterahertz channel is performed with high resistive siliconbased dielectric waveguide [57] . The receiver contains a low Measured eye diagrams of the loop-back transceiver of up to 9.4-Gbps data rate with less than 1 × 10 −12 BER. noise amplifier, an envelope detector, and a baseband limiting amplifier. The total distance between the transmitter and receiver is 2.3 cm. The digital input data are generated by Anritsu MP2100B BER tester, and a 2 7 − 1 pseudorandom bit sequence is used for the BER measurement. An eye diagram of BER of less than 1×10 −12 at 9.4 Gbps is shown in Fig. 28 , with 6.4-mW dc power consumption, and the energy efficiency is 0.68 pJ/b. Tables I and II compare the results with SOAs in highfrequency signal generators and transmitters, respectively. The proposed oscillator and transmitter achieve the best dc-to-RF efficiency in both categories to the best of our knowledge. Although this paper only demonstrates the carrier frequency of 165 GHz, the working frequency will naturally scale up when using more advanced technologies with higher f T / f max and get into the real terahertz regime, with the demonstrated techniques equally applicable at terahertz frequencies.
V. CONCLUSION
This paper proposes a holistic design and optimization procedure for a high efficiency 165-GHz OOK transmitter.
A transformer-based impedance boosting cross-coupled oscillator is presented, which contributes the record 25.9% dc-to-RF oscillator efficiency. The design optimization of a distributed SPST switch design is also presented with great performances. The transmitter demonstrates a maximum output power of 0.66 dBm, a peak dc-to-RF efficiency of 10.6%, higher than 32-dB ON-OFF ratio, and phase noise of −104.8-dBc/Hz at 1-MHz offset. The transmitter achieves 9.4-Gbps data rate of less than 1 × 10 −12 BER with 0.68-pJ/b energy efficiency.
